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GLOSSARY
Defect The physical mechanism that causes incorrect be-
havior of a circuit.
Line A potential location of defect on the circuit.
Target Faultlist A set of faults used by the diagnosis procedure to
perform fault simulation.
Yield The percentage of ICs that are fault free amongst
all the ICs .
Diagnosis The process of identifying the root-cause of a failing
chip, i.e., the location and nature of defect.
Diagnostic Resolution The number of fault candidates reported by diagno-
sis tool.
Observed Fault Response Fault Response for a test vector observed on the
tester.
Simulated Fault Response Fault Response for a test vector simulated using
fault simulator.
Intersection The number of faulty values of the observed fault
response explained by simulated fault response.
Misprediction The number of faults predicted by the simulated
fault response but not observed on the faulty re-
sponse.
Non-prediction The number of faults observed on the faulty response
but not predicted by the simulated fault response.
Vectorwise Intersection Number of times that the observed response vector
matches the simulated response vector exactly.
xiii
Vectorwise Misprediction Number of times the simulated response vector can
explain none of the observed fault responses.
Accuracy (Top n) A fault diagnosis procedure is said to be accurate if
either of the fault(s) injected are at the top of the
candidate list (within a candidate rank of 1 to ‘n’).
Cand-Rank The position of injected fault in the candidate
list. All the faults with equal sorting metric val-
ues (Intersection/Mispredictions/Non-predictions)
are at the same rank.
Line-Rank The number of lines traversed by the tester to get
to the actual injected fault in the candidate list.
Actual-Rank The number of candidate faults that have the same
cand-rank. In other words, this rank provides the
maximum number of lines traversed before the tester
examines the correct fault location.
xiv
ABSTRACT
Gupta, Dhawal K. M.S.E.C.E., Purdue University, May 2015. Diagnosis of Systematic
Defects based on Design-For-Manufacturability Guidelines. Major Professor: Irith
Pomeranz.
All products in the Very-Large-Scale-Integrated-Circuit (VLSIC) industry go thr-
ough three major stages of production - Design, Verification and Manufacturing.
Unfortunately, neither of these stages are truly perfect, hence we need two more
sub-stages of manufacturing, namely Testing and Defect Diagnosis to prevent imper-
fections in ICs. Testing is used to generate test vectors to validate the functionality
of the Device-under-Test (DUT), and Defect Diagnosis is the process of identifying
the root-cause of a failing chip, i.e., the location and nature of defect. Systematic
defects are unintended structural and material changes at specific locations with a
higher probability of failure due to repeating manufacturing imperfections. While
Design-For-Manufacturability (DFM) guidelines are not always applied due to lim-
ited resources like circuit area and design time, enforcing these guidelines helps in
ensuring sufficient product yields by preventing systematic defects. However, even
if the DFM guidelines are strictly enforced, systematic defects may still occur as
complete information about the process and manufacturing is not available due to
reducing available time-to-market for chips.
An earlier work used DFM guidelines as a basis for modeling of defects, and
diagnostic test generation. Under this framework, a circuit is processed to identify
layout locations that violate DFM rules. Next, these coordinates are mapped and
translated to faults based on different fault models including stuck-at-faults, bridging
faults and transition faults.
xv
The goal of this thesis is to perform systematic defect diagnosis and analyze the
accuracy of diagnosis under the same DFM framework. Thus, systematic defect
candidates are generated from DFM guidelines and the generated faultlist is used to
perform diagnosis. Because defects may not always be systematic, a new heuristic to
dynamically switch between DFM and non-DFM faultlists has also been implemented.
This presents us with the best option to follow to further optimize the accuracy of
diagnosis. The results demonstrate that the DFM framework can be used to improve
the accuracy of diagnosis with minimal resource requirements.
11. INTRODUCTION
Through the years, the semiconductor industry guided by Moore’s Law [1] has doubled
transistor densities by shrinking feature sizes every year-and-a-half. This has allowed
more efficient packing of power-conservative transistors per unit area which has led
to exponential improvements in performance, power consumption, versatility and
manufacturing cost over the last few decades. Unfortunately, this shrinking of feature
sizes directly impacts manufacturing and thus necessitates a continuous improvement
of the fabrication process.
The most important challenge that comes with scaling is that the features sizes
are less than the wavelength of light used for fabrication. Hence in order to continue
scaling, sub-wavelength optical lithography [2] is used, where the available imaging
wavelength is significantly more than the minimum feature size on semiconductor
chips. Unfortunately, sub-wavelength lithography results in severe distortions of the
layout and the actual mask geometries are no longer consistent with the actual fab-
ricated chip [2]. There have been several improvements in the techniques used to
reduce these distortions like double-patterning [3], phase-shift mask [4], and immer-
sion lithography [5], but as a trade-off, these inevitably result in new types of failures
and defects.
Defects during a highly complex manufacturing process can be classified into two
types - Random defects or Systematic defects. Random defects are defects caused
due to random imperfections and variations in the process and are difficult to avoid
even after taking extreme precautions. Since these are random, the likelihood of their
occurrence is equal for all locations. Systematic defects are unintended structural and
material changes (not due to random contamination) at specific locations and these
have a high probability of occurrence at these locations, hence resulting in increased
yield loss and high defects-per-million. An example of systematic defect would be
2the distortions due to sub-wavelength lithography. With shrinking feature sizes, the
occurrence of systematic defects has been increasing rapidly as well. Figure 1.1 [6]
shows a difference in the yield loss trend as well as provides examples for systematic
and random defects. As shown in the examples in the figure, random defects generally
occur due to random contamination of particles on chip, whereas systematic defects
create shorts/opens due to lithographic and manufacturing distortions. Moreover,
we can see that at advanced nodes, systematic defects largely limit yield because of
increasing manufacturing variability. Hence, systematic defects are the targets for
defect diagnosis in this thesis.
Fig. 1.1. Yield loss contributions for systematic and random defects.
Based on KLA-Tencor, ISSM 2003 [6].
Design-For-Manufacturability (DFM) [7] rules and guidelines are certain design
aids that are provided to the designer to reduce the occurrence of systematic defects
thereby ensuring sufficient product yields when followed. While Design Rule Con-
straints (DRCs) restrict the design to certain dimensions and parameters and not
following them would result in failures, DFM guidelines are generally more open to
3selected usage. Using DFM guidelines ensures that we remove potential sources of
systematic defects and can be used to trade-off between the cost of layout change and
the improved yield.
Unfortunately, due to ever changing nano-scale process technologies and decreas-
ing available time-to-market, it is not possible to get complete information about
fabrication technology and process while designing the product. This is even more
challenging for fabless companies with little or no knowledge of the fabrication tech-
nology. Moreover, the circuit area and design time allocated to DFM guidelines is
always very limited due to stringent resource constraints. Hence, enforcing every
DFM guideline is not always possible. However, even when all the DFM guidelines
are strictly enforced, it is impossible to anticipate every systematic defect before the
product is manufactured. So, systematic defects may still be present and need to be
diagnosed.
Defect diagnosis is the process of identifying the root-cause of a failing chip, i.e.,
the location and nature of defect. This plays a key role in identifying yield issues
while fabrication. DFM guidelines have earlier been used as a way to perform fault
modeling and test generation [8] as well as prioritize the application of particular
DFM guidelines [9]. In addition, they were used for diagnostic fault simulation and
test generation [10] based on a metric called diagnostic coefficient. This is used to
provide feedback to the designer to enforce the guidelines in order to create circuits
that are easier to test.
1.1 Problem Statement and Contributions
In this thesis, we use the DFM framework from [8–10] with the goal of performing
systematic defect diagnosis. This is different from the conventional approach to defect
diagnosis in that the faults corresponding to likely systematic defects are included
in the set of faults that are used by the diagnosis procedure. Since these faults
correspond to highly probable failures, adding them to the faultlist is expected to
4improve the diagnosis accuracy. The diagnosis procedure uses these sets of faults to
diagnose the defect and generate a ranked set of candidates that could be attributed
to the failure. To diagnose the circuit and rank candidates based on the observed
faulty response, we implemented a simplified version of Poirot [11] - a defect diagnosis
algorithm developed earlier at Intel. Chapter 3 talks about our methodology further
in detail.
In order to comprehensively examine our implementation, several experiments
have been performed on a variety of benchmark circuits and the injected candidates
were ranked in each case and the accuracy of diagnosis was calculated. To provide a
comparison, we created two faultlists - one with only stuck-at faults from the circuit
and the other with stuck-at as well as all the generated DFM faults, and ran two
experiments on each faultlist by injecting multiple faults from all possible faults and
injecting multiple faults from only the DFM faults. Using DFM guidelines improves
the diagnosis accuracy and the candidate ranks with virtually insignificant overhead
in terms of runtime. Moreover, the candidate ranks are seen to be close to 1 consis-
tently even when the number of faults in the faultlist are increased manifold between
different benchmark circuits. The proposed methodology has also been extended to
implement a dynamic switching technique, to switch between the DFM and non-
DFM (only Stuck-At based) faultlists which can be used to choose the faultlist that
is expected to do better. This presents us with the best option to follow to further
optimize the ranks and accuracy of diagnosis. This is important since some defects
could be random and may not be targeted by the DFM faultlist.
1.2 Organization of the thesis
The rest of the thesis has been organized as follows. Chapter 2 talks about the
background and overview of defect diagnosis as well as the usage of DFM guidelines
to derive faults corresponding to systematic defects. Chapter 3 presents the defect
diagnosis flow and methodology based on DFM guidelines. Chapter 4 discusses the
5benchmarks used to analyze the procedure and their different characteristics, and the
discussion for corresponding results of the different experiments performed as well.
Chapter 5 summarizes this thesis. Appendix A provides detailed tables for all the
experimental results.
62. BACKGROUND AND OVERVIEW
The focus of this thesis is on performing diagnosis of systematics defects by using
DFM guidelines to model the defects. Systematic defects as explained before have
become increasingly important to prevent yield loss (figure 1.1) and need to be pre-
vented. Section 2.1 talks about the fundamentals of defect diagnosis, and the details
of a prior defect diagnosis procedure called Poirot [11] are discussed in section 2.2.
Section 2.3 talks about prior work in context of DFM guidelines and the methodologies
implemented to use them. The details of fault modeling based on DFM guidelines are
discussed in section 2.4. At the end, section 2.5 talks about the ATPG test strategy
implemented to perform test generation.
2.1 Defect Diagnosis
Defect diagnosis is used to identify key yield issues due to manufacturing defects.
In a nutshell, diagnosis determines what has gone wrong if and when a circuit fails to
function. To do this, it requires evidences like test vectors, pass-fail signatures, and
response signatures to root-cause the problem in terms of the location and nature of
failure. Testing is the process of applying test vectors and validating the functionality
of the Device-under-Test (DUT). Test vectors are generated by ATPG tools and
the output response is captured during test application (using a tester). Pass-fail
signatures report the results for each test vector, in terms of a pass or fail. Full
response fault signatures consist of the response values at primary outputs and scan
cells, and are used in this thesis to compare simulated fault response with the observed
fault response signatures.
All defect diagnosis procedures can be classified into two types, effect-cause and




Failures observed on both the tester (observed response) and the simulated fault
response, i.e., the observed failures explained by the simulated response are called
intersections.
2.2.1.2 Misprediction
Failures predicted by the simulated fault response but not observed on the tester
(observed response) are called mispredictions.
2.2.1.3 Non-prediction
Failures observed on the tester (observed response) but are not predicted by the
simulated fault response are called non-predictions.
2.2.1.4 Vectorwise Intersection
If there is an exact match between the two responses, i.e., if a simulated fault
response completely explains the observed response with no additional failures pre-
dicted, a vectorwise intersection is said to occur.
2.2.1.5 Vectorwise Misprediction
If mispredictions occur when no failure is predicted by the simulated fault re-
sponse, a vectorwise misprediction is said to occur.
2.2.2 Poirot-metrics Sorting Criteria
In order to get optimum ranks, the candidates from the input fault list are sorted
based on this criteria:
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1. Vectorwise Intersection (Descending)
2. Intersection (Descending)
3. Vectorwise Misprediction (Ascending)
4. Misprediction (Ascending)
5. Non-Prediction (Ascending)
Based on this criteria, we get a sorted list of candidates that are used to compute
diagnosis accuracy of the experiment. Chapter 3 further talks about the implemen-
tation of the simplified fault diagnosis procedure.
2.3 Prior work on DFM Guidelines
DFM guidelines have been used earlier as a way to perform fault modeling and test
generation [8] as well as prioritize the application of particular DFM guidelines [9].
In addition, they were used for diagnostic fault simulation and test generation [10]
based on a metric called diagnostic coefficient. This is used to provide feedback to
the designer to enforce the guidelines in order to create circuits that are easier to test.
Different methodologies like RADAR [17,18] - Rule Assessment of Defect-Affected
Regions to evaluate the effectiveness of DFM rules and study their yield impact, LA-
SIC [18,19] (Layout Analysis for Systematic IC-Defect Identification using Clustering)
- a diagnosis-driven systematic defect identification methodology, and SLIDER [18,20]
(Simulation of Layout-Injected Defects for Electrical Responses) - an efficient defect
simulation framework have been developed before.
2.4 Defect Modeling based on DFM Guidelines
Electrical shorts are defects created due to an undesirable connection between
two points and electrical opens are defects created due to an undesirable break in the
connection between two points (as shown in figure 2.3 [21]). Based on the nets that are
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The DFM guidelines chosen to extract faults by using the design flow (shown in
figure 2.5 [22]) are based on four layout constructs - metal layers, via, contacts and
poly layer. The DFM guidelines for each of this layout construct consist of certain
dimension rules based on spacing and sizes of the constructs. Hence, there could be
multiple guidelines related to each construct and each results in a list of potential
fault sites. Figure 2.4 shows how minimum spacing rules are applicable as DFM
guidelines.
2.4.2 DFM Fault Modeling Flow
Select DFM Guideline
Tighten DFM guideline and obtain the lo-
cations of potential systematic defects
Map layout to schematic net-name
and identify affected transistors
Perform switch level simulation at
cell level to model defect behavior
Translate defect behavior to gate level logic faults
Fig. 2.5. DFM flow [22] to extract faults based on guidelines
As shown in figure 2.5, to generate the faultlist, different DFM guidelines based
on layout constructs like metal & poly layers, contacts, and vias were tightened and
certain DRC rules were relaxed to generate a list of potential faulty layout locations
or fault sites. These layout locations were then translated to different faults based on
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certain fault models listed in the next section. We target different fault models since
the stuck-at model does not work perfectly for most non-classical fault models, for
example, the bridging fault. Cadence DIVA [23] is used as the design rule checker for
this purpose.
2.4.3 Faults generated from DFM guidelines
The fault models used to generate faults include open defects (modeled as transi-
tion faults), shorts (with Vcc/Gnd modeled as Stuck-at-1/Stuck-at-0 faults), bridging
faults between two nets (modeled as the composite response of either transition or
stuck-at faults). For the bridging faults, composite signatures [24, 25] are used to
model the defects based on the composite fault model [26] of Millman and colleagues
as shown in figure 2.6(b). These models are shown in figure 2.6.
2.4.3.1 Stuck-at Fault Model
This is the simplest and most commonly used fault model. Many ATPG tools
perform a baseline test analysis based on just the stuck-at faultlist. We use the
stuck-at fault model to represent two types of shorts - if a net is shorted with Vcc it
results in a stuck-at-1, and if it is shorted with a Gnd it results in a stuck-at-0 fault
as shown in figure 2.6(a).
2.4.3.2 Open Fault Model
The interconnect open faults [27] are electrical opens on nets. We model the
open defect as either a slow-to-rise or a slow-to-fall transition fault as shown in figure
2.6(c). These transition faults are further modeled as timing faults and injected in




tests enable us to get sufficient diagnostic resolution without sacrificing too much
computation time. To perform fault simulation, we use a highly efficient parallel
pattern based fault simulator tool similar to HOPE [31]. Moreover, each test for
a circuit was used to perform all experiments on that circuit in order to maintain
consistency.
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3. DEFECT DIAGNOSIS METHODOLOGY AND
CONTRIBUTIONS
This chapter talks about the defect diagnosis methodology that uses DFM guidelines
to generate a list of systematic defect candidates. In our basic approach, we first
generate faultlists from DFM guidelines based on the DFM framework discussed in
section 2.4.2. To diagnose a circuit and rank candidates based on the observed faulty
response, we implemented a simplified version of Poirot [11]. Two-pattern test vectors
are generated and defect diagnosis is performed by injecting multiple faults into the
circuit, and the candidate ranks and accuracy of diagnosis is recorded. This flow is
shown in figure 3.1. Sections 3.1 - 3.4 below further talk about different aspects of
the work flow in detail.
3.1 The Four Faultlists
As shown in figure 1.1 earlier, with advancements in technology nodes, there has
been an increasing trend in yield degradation due to systematic defects. Hence, they
need to be diagnosed and prevented in order to detect issues with fabrication process.
DFM rules and guidelines are aids presented to the designer to reduce the occurrence
of systematic defects. However, with shrinking feature sizes and limited resources, it
is becoming increasingly difficult to enforce these guidelines. To address this prob-
lem, we generate a list of probable systematic defects using the DFM framework from
section 2.4.2. We call this list as the DFM faultlist. It is possible that this list is not
exhaustive hence we create another list called the SADFM faultlist. To compare the
improvements in diagnosis accuracy due to the DFM faultlist, we also perform diag-
nosis using only a SA based faultlist. These faultlists are used in all the subsequent




This is the faultlist generated by using the DFM framework mentioned earlier.
Every fault in this list corresponds to a systematic defect on the chip. Based on our
fault models, this faultlist contains Stuck-at, transition as well as bridging faults. It is
certainly possible that the DFM guideline violations are limited to small specific areas
in the circuit. Hence, upon mapping and translation, the faultlist may not contain
every possible line from the circuit and may be incomplete. For example, this list may
contain many bridging faults of one line with a number of different lines. It is also
possible that some other line may not even have any type of fault in this list. This
means that for the lines that are not present in the DFM faultlist, the diagnosis tool
will never be able to make an accurate diagnosis. So this cannot be directly used as a
target faultlist. This can, however, be used as a faultlist to inject systematic defects
from, as well as in conjunction with the SA faultlist to form the SADFM faultlist.
3.1.3 ALL faultlist
This faultlist contains all types of faults on every line of the circuit. While injecting
faults, we assume that the SA, transition or bridging faults will occur with equal
probability since the actual probabilities of occurrence are not known (In reality, the
faults corresponding to DFM violations have an elevated likelihood of occurrence).
Since this list contains all possible stuck-at (2 per line), transition (2 per line) and





pairs for n lines) the total number of faults can easily
explode when the size of the circuit increases. Even if we consider realistic bridging
fault pairs, this number is still high. When the size of the faultlist increases, the time
consumption of the diagnosis procedure increases manifold. Hence, this list cannot
be used as a target faultlist due to its extremely large size. However, it is used to
inject faults in the experiments.
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3.1.4 Mixed (SA + DFM) faultlist or SADFM faultlist
As discussed above, the DFM faultlist may be incomplete and hence to be able to
diagnose random defects along with systematic defects, we need to create a merged
faultlist that contains unique faults from the two faultlists above. This presents us
with an exhaustive list in terms of the lines present in the circuit.
However, this faultlist is not truly exhaustive in the sense that this does not
contain every type of fault (SA/bridging/transition) on every line. This roots back to
the reason that the DFM faultlist contains only specific instances of faults on certain
lines. But this is good target faultlist since it contains the highly probable systematic
defects (from DFM), the random defect faults (from SA), and the size of the faultlist
is not too large since it only has a subset of all possible faults.
3.2 Dynamic Selection between faultlists
As the term suggests, dynamic selection is the selection of a particular target
faultlist using a decision heuristic based on the top diagnosis candidates. Even though
the diagnosis tool does not know what faults are injected, based on the number of
the DFM/non-DFM faults among the top candidates, we can get an idea of the type
of fault that might have caused this failure. This enables us to get the best of either
case. For example, one of the heuristics used for the experiments is called “Top 10”.
This heuristic looks at the top 10 candidates in the list of fault candidates, and if
there are more than 50% DFM faults, we choose the SADFM target faultlist to select
potential candidates for the fault sites, or the SA target faultlist if not.
Of course, this is only a heuristic and might not always make an optimum selection.
Hence, we perform experiments on a variety of heuristics (Top 1, Top 10, Top 1%,
Top 2%, Top 5%, Top 10%) in order to analyze the ones that could give us a better
accuracy. In all these heuristics, the basic approach is to perform defect diagnosis
using our framework, and then look at a certain number or percentage of the top
candidates to analyze if a majority of candidates correspond to defects generated from
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DFM guidelines. If they do, we select the SADFM faultlist as the target faultlist and
use its list of generated fault candidates as our final candidate list. If not, we choose
the SA target faultlist based generated fault candidates. Chapter 4 provides further
details, experimental results and discussion for the heuristics analyzed.
3.3 Our fault diagnosis tool
In this thesis, we have used a defect diagnosis tool that inherits the basic func-
tionality from Poirot by computing the intersection count, misprediction count, non-
prediction count, vectorwise intersection count, and vectorwise misprediction count
in a similar manner. It is based on the single-fault assumption and performs cause-
effect diagnosis. Even so, the resulting diagnosis accuracy and average candidate
ranks are surprisingly near-perfect. Moreover, it will be seen later that the ranks
are independent of the number of fault candidates (which is proportional to the size
of the circuit) in the faultlist for a circuit, i.e., the injected fault ranks consistently
among the top 5 candidates.
3.4 Multiple fault diagnosis
We emulate the process of fault diagnosis by creating observed fault responses
and using our tool to diagnose faults based on these responses. Multiple faults were
chosen to be injected since they behave as faults not present in the faultlist and
model real-world behavior more accurately. Random multiple faults were injected
from either SA or ALL faultlists and responses were generated to create observed
responses. These responses, the generated fault list, and the generated test vectors
were used to perform diagnosis using our tool. However, the diagnosis tool is based
on a single fault assumption, hence it does not consider multiplets. So we only see
single faults in the candidate list.
In the next chapter, we talk about the different experiments performed as well
the benchmarks used to analyze the methodology along with a detailed discussion.
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4. EXPERIMENTAL RESULTS
This chapter talks about the experimental results and is organized as follows. Section
4.1 lists the benchmark circuits and the characterization results for each benchmark.
The different experiments performed are explained below in section 4.2. Section 4.3
provides experimental results for each benchmark which are also detailed in Appendix
A. At the end, sections 4.4 and 4.5 talks about the trends, big picture and interesting
examples. Before we move on, it is important to make a clear distinction between the
faultlist used for injecting multiple faults and the faultlist used for defect diagnosis.
The former is used to select faults that will be injected in the circuit (in order to
simulate the faulty circuit), while the latter is used to perform diagnosis by using it
as a fault library. Henceforth, we will refer to the latter as the ‘target faultlist’.
4.1 Benchmark circuit statistics
The ITC’99 benchmarks [32] b01, b02 ... b22 are a set of circuits whose charac-
teristics are typical of synthesized circuits. Table 4.1 lists the characteristics of the
benchmarks in terms of number of DFM faults extracted and the number of SA faults
(a direct representation of the complexity of the circuit). The number of SADFM
faults is the sum of unique faults present in SA and DFM fault lists.
For each benchmark the RT-level VHDL description was used to extract DFM
faults and mix files. A subset of the benchmarks was chosen for the experiments
to test the tools over a variety of circuits ranging from 30 to 103,000 faults in the
faultlist. As can be seen from table 4.1, circuits b01, b02, and b06 are smaller in size
and have less than 1,000 total faults in their faultlist. The circuits b14, b15, b20,
b21 are relatively larger in size and have more than 75,000 total faults, so these were
chosen to more closely model real-world circuits. All the other circuits (b03, b04,
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Table 4.1.
Benchmark circuit defect characteristics
Benchmark
Number of DFM Faults #SA
Faults
#SADFM
Faults#SAF 1 #BSAF 2 #TF 3 #BTF 4 Total
b01 12 8 12 0 32 208 228
b02 47 143 48 0 238 138 329
b03 250 980 266 0 1496 814 2060
b04 808 2918 846 102 5277 3090 6956
b05 1246 4938 1282 229 7695 2626 9075
b06 96 344 100 12 552 332 788
b07 413 1648 444 150 2655 1888 4130
b08 271 961 286 12 1530 832 2091
b09 221 880 230 0 1331 724 1834
b10 312 1218 326 18 1874 1032 2594
b11 731 3785 772 342 5630 2562 7461
b12 1419 5358 1472 12 8261 5314 12156
b13 508 1709 538 12 2767 1632 3891
b14 6575 34849 7098 1332 49854 38458 81737
b15 7738 29106 8418 3252 48514 37550 78326
b20 6704 28893 6870 1668 44135 63094 100525
b21 6974 29912 7144 2166 46196 63702 102924
1 Number of simple SA faults; 2 Number of bridging SA faults
3 Number of simple transition Faults; 4 Number of bridging transition faults
b05, b07, b08, b09, b10, b11, b12, b13) have total faults ranging from 1,800 to 12,000
faults and are more like mid-range circuits.
Table 4.2 shows the results of 2-pattern test generation which includes the number
of test vectors, the overall fault coverage and the fault coverage for individual fault
types (Stuck-at, Bridging and Transition faults). The bridging faults can be either
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stuck-at or transition bridging faults. As expected, the number of test vectors is
directly proportional to the number of total faults in the circuit and the circuit size.
For similar fault coverages, the smaller circuits require less than 30 test vectors, the
mid-range circuits require between 40 and 300 test vectors, and the circuits like b14,
b15, b20 and b21 require more than 1,000 test vectors for detection and diagnosis.
Table 4.2.





#FC-SA 3 #FC-BSA 4 #FC-T 5 #FC-BT 6 FC-Total
b01 32 9 100.0 100.0 91.7 100.0 96.8
b02 238 15 100.0 95.1 97.9 100.0 96.6
b03 1496 40 99.6 90.6 95.1 100.0 92.9
b04 5277 100 82.9 75.6 75.4 21.1 74.8
b05 7695 186 92.2 73.4 85.9 28.0 77.1
b06 552 27 95.8 90.7 99.0 41.7 92.0
b07 2655 96 99.0 79.1 84.7 18.7 79.7
b08 1530 44 88.6 76.9 75.2 16.7 78.2
b09 1331 40 99.6 92.5 97.4 100.0 94.5
b10 1874 58 99.0 89.7 91.7 27.8 91.0
b11 5630 172 98.6 78.2 60.8 11.4 74.4
b12 8261 263 99.4 90.4 93.0 0.0 92.3
b13 2767 78 98.2 89.3 83.6 16.7 89.5
b14 49854 1360 99.1 83.5 95.0 77.3 87.0
b15 48514 1799 98.6 73.3 89.8 33.4 77.5
b20 44135 1074 92.3 77.7 75.0 57.9 78.7
b21 46196 981 92.0 80.0 74.0 56.6 79.8
1 Number of DFM faults; 2 Number of test vectors
3 Fault coverage for simple SA faults; 4 Fault coverage for bridging SA faults
5 Fault coverage for simple transition Faults; 6 Fault coverage for bridging transition Faults
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4.2 Organization of the experiments
In each of the benchmark circuits, 120 diagnosis simulations were performed by
injecting multiple faults (in groups of 3) from the DFM/SADFM faultlists to each
circuit. This was chosen since a multiple fault could potentially behave as if it doesn’t
belong to the faultlist, as the faults comprising the multiple fault mask each others’
behaviors. Two types of experiments were performed - Injecting faults from the DFM
faultlist (section 4.2.1), and injecting faults from the ALL faultlist (section 4.2.2).
4.2.1 Faults injected from the DFM Faultlist
Since it is suspected that the defects will mostly occur from the DFM faultlist
(generated using our flow), randomly selected multiple faults were injected from the
DFM faultlist and the diagnosis procedure was performed. The corresponding ranks
were compared between two types of target faultlist - one containing only the SA
faults for the circuit (table 4.3 column 2) and the other containing both the SA as
well as DFM faults (i.e., the SADFM faultlist) (table 4.3 column 3). From the tables
A.1 - A.17 in appendix A and table 4.3 we can see that the SADFM faultlist gave us
better average ranks as compared to the former. Dynamic switching between the two
target faultlists was also performed to improve diagnosis results (table 4.3 column 4)
as explained in section 4.2.3.
4.2.2 Faults injected from the ALL Faultlist
This case simulates the behavior when a randomly selected multiple faults occur
from the ALL faultlist. Again, two types of target faultlists were compared - one
containing only the SA faults (table 4.3 column 5) and the other containing the SA +
DFM faults (4.3 column 6). Since the DFM list is not complete, it may not contain
faults occurring due to random defects. So, this experiment was done to make sure
that by using the DFM faults there was not much degradation in the ranks due to the
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added list of candidates. While injecting faults, we assume that the SA, transition
or bridging faults will occur with equal probability since the actual probabilities of
occurrence are not known. In reality, however, the faults corresponding to DFM
violations have an elevated likelihood of occurrence.
Dynamic switching between the two target faultlists was also performed to improve
diagnosis results (table 4.3 column 7) as explained in section 4.2.3.
4.2.3 Dynamically Switching between the two faultlists
Even though the tool does not have an idea of what faults are injected, based
on the number of the DFM/non-DFM faults among the top candidates, a decision
heuristic is created to select between the two target faultlists mentioned above. This
enables us to get the best of either case. For example, the best heuristic used for the
experiments is that if the topmost candidate in the list of fault candidates is from the
DFM faultlist, we choose the SADFM target faultlist to select potential candidates
for the fault sites, and the SA faultlist otherwise.
4.3 Individual Benchmark Experimental Results
Tables 4.3 - 4.6 show the experimental results for the different experiments ex-
plained above. Table 4.3 shows the average ranks of the candidates and table 4.4
shows the average line ranks for each experiment for all the benchmarks listed pre-
viously. In table 4.5, we can see the accuracy of fault diagnosis for different target
faultlists. Accuracy here is defined as the percentage of tests that result in correct
diagnosis, where a diagnosis is defined to be correct if either of the faults constituting
the multiple fault are found among the top 10 candidates from the candidate list.
The different rankings metrics used are defined below.
1. Rankcand (shown in table 4.3)
Rankcand (or cand-rank) is used to rank candidates based on their position in
the list of candidates generated by the diagnosis procedure. The position of two
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candidates in the list depends on the sorting criteria discussed before. Hence,
two candidates with equal values for every metric will have the same cand-rank.
2. Rankline (shown in table 4.4)
Rankline (or line-rank) is used to rank candidates based on the number of lines
traversed by the tester before making a correct diagnosis (since there could be
multiple types of faults from the same line in the faultlist). This metric gives
us the actual measure of the time taken by tester to physically diagnose the
root-cause of the defect.
3. Rankactual (shown in tables in Appendix A)
Rankactual (or actual-rank) is similar to cand-rank in that it uses the candidates’
positions in the faultlist to rank them. However, it shows the number of candi-
date faults that have the same cand-rank. For example, if a cand-rank has 100
faults, the actual rank will be 100. Actual-rank will always be greater-than-or-
equal-to the cand-rank. Hence, it provides us the maximum number of fault
candidates (including candidates on the same line) traversed before the tester
correctly examines the fault location.
Table 4.6 shows the average candidate ranks for different dynamic selection heuris-
tics. For this purpose, different number of topmost candidates were chosen to create
a heuristic to switch the faultlists. For example, if only the topmost candidate was
chosen, based on whether it is a DFM fault or a non-DFM fault we choose our target
faultlist to be SADFM or SA respectively. Such a heuristic enables us to optimize
the candidate ranks and accuracy even further.
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Table 4.3.
Average candidate ranks for all experiments
Circuit
Faults from DFM Flist (Rankcand(avg)) Faults from ALL Flist (Rankcand(avg))
SA only SA + DFM DYN SEL1 SA only SA + DFM DYN SEL1
b01 5.80 2.07 3.49 3.00 2.88 3.03
b02 3.53 3.23 3.06 2.99 4.55 4.18
b03 6.01 1.84 1.70 1.93 2.57 2.35
b04 28.01 2.97 12.27 2.74 3.45 3.03
b05 6.17 1.74 1.50 1.76 1.70 1.88
b06 1.84 2.69 2.35 2.49 3.28 3.05
b07 18.29 2.38 2.23 2.12 2.19 2.27
b08 4.78 1.78 1.48 2.17 2.69 2.52
b09 2.91 1.73 1.66 2.27 2.85 2.63
b10 4.19 2.04 1.76 2.68 3.03 2.94
b11 2.58 2.19 1.93 1.92 2.18 1.98
b12 47.55 3.02 2.28 2.48 2.88 2.70
b13 8.50 1.61 1.43 1.94 2.25 2.08
b14 24.23 3.02 3.13 3.34 4.71 4.36
b15 226.78 3.42 3.23 2.43 2.54 2.61
b20 2.97 2.93 2.76 2.12 1.93 2.15
b21 3.26 2.66 2.56 2.11 1.88 2.06
1 Dynamically Select target faultlist between SA and SADFM (Best heuristic)
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Table 4.4.
Average line-ranks for all experiments
Circuit
Faults from DFM Flist (Rankline(avg)) Faults from ALL Flist (Rankline(avg))
SA only SA + DFM DYN SEL1 SA only SA + DFM DYN SEL1
b01 5.16 2.07 3.17 2.98 2.88 3.02
b02 3.44 2.60 2.54 2.98 3.38 3.28
b03 4.83 1.54 1.40 1.93 2.23 2.11
b04 19.32 2.61 8.84 2.74 3.00 2.85
b05 5.41 1.67 1.45 1.76 1.68 1.85
b06 1.82 2.15 1.88 2.49 2.68 2.55
b07 14.04 2.27 2.14 2.12 2.15 2.25
b08 3.59 1.65 1.41 2.16 2.36 2.25
b09 2.85 1.66 1.59 2.27 2.48 2.41
b10 3.77 1.90 1.62 2.68 2.64 2.64
b11 2.50 2.10 1.85 1.92 2.10 1.90
b12 37.18 2.61 2.20 2.48 2.61 2.55
b13 6.92 1.52 1.37 1.94 2.08 1.98
b14 22.03 2.73 2.89 3.34 4.07 3.93
b15 175.33 3.19 2.99 2.43 2.50 2.58
b20 2.97 2.91 2.75 2.12 1.93 2.15
b21 3.26 2.65 2.55 2.11 1.88 2.05
1 Dynamically Select target faultlist between SA and SADFM (Best heuristic)
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Table 4.5.
Top 10 candidate accuracy for all experiments
Circuit
Faults from DFM Flist (Accuracy(%)) Faults from ALL Flist (Accuracy(%))
SA only SA + DFM DYN SEL1 SA only SA + DFM DYN SEL1
b01 90.00% 98.33% 95.00% 96.67% 97.50% 96.67%
b02 93.33% 95.00% 95.83% 96.67% 90.00% 92.50%
b03 97.50% 98.33% 98.33% 100.00% 100.00% 100.00%
b04 95.00% 94.17% 95.83% 97.50% 93.33% 95.00%
b05 98.33% 100.00% 100.00% 100.00% 100.00% 100.00%
b06 99.17% 96.67% 97.50% 98.33% 96.67% 96.67%
b07 95.83% 98.33% 98.33% 100.00% 100.00% 100.00%
b08 99.17% 99.17% 99.17% 100.00% 98.33% 99.17%
b09 95.83% 99.17% 97.50% 99.17% 98.33% 98.33%
b10 96.67% 98.33% 98.33% 96.67% 97.50% 97.50%
b11 99.17% 99.17% 99.17% 100.00% 99.17% 99.17%
b12 94.17% 95.00% 97.50% 97.50% 97.50% 97.50%
b13 97.50% 99.17% 99.17% 100.00% 99.17% 100.00%
b14 89.17% 95.00% 93.33% 93.33% 90.00% 90.83%
b15 90.83% 93.33% 95.00% 98.33% 97.50% 97.50%
b20 97.50% 97.50% 97.50% 99.17% 100.00% 98.33%
b21 96.67% 98.33% 97.50% 100.00% 100.00% 100.00%
† Note: Accuracy provides the percentage of tests that have the injected fault among the top 10
candidates.






























































































































































































































































































































































































































































































































































































































































































































































































The trends and observations that can be seen from tables 4.3 - 4.6 are listed below.
Some special examples are also discussed.
1. The foremost observation seen from tables 4.3 and 4.4 is that candidate and
line ranks reported by the diagnosis procedure are independent of the circuit
size. Table 4.1 lists all the benchmarks and the number of DFM faults. Going
from B01 to B21, even though the number of faults can be high (as in B14, B15,
B20 and B21), the ranks are less than 5. This means that the top 5 candidates
always contain one of the injected faults. For example, table 4.1 shows that
B01 is a small circuit with 32 faults, B12 is a mid-range circuit with 8261 DFM
faults and B15 is a relatively larger circuit with 48514 DFM faults. However,
the average candidate ranks are approximately similar. This can be attributed
to the fact that our diagnosis procedure looks at both the intersections as well as
mispredictions to rank candidates. Moreover, larger circuits have an increased
observability due to higher number of scan-cells as well as primary outputs,
and hence a unique response. In a nutshell, the diagnosis procedure does an
excellent job with generating an accurate set of candidates irrespective of the
number of faults in the faultlist and the size of the circuit.
2. When multiple faults are injected from the DFM faultlist, we can see that
the candidate and line ranks are greatly improved when defect diagnosis is per-
formed using the SADFM target faultlist. This is because the SA target faultlist
may not contain the injected faults since they’re from the DFM faultlist. This is
especially important since these injected faults correspond to actual systematic
defects that have an elevated likelihood of occurrence. So it is essential that
these be diagnosed accurately.
3. When multiple faults are injected from the ALL faultlist, there is a higher
probability of occurrence of faults that do not belong to the DFM faultlist. Thus
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the SA target faultlist performs marginally better than the SADFM faultlist in
some cases. This case was considered in order to verify that using the DFM
faultlist to diagnose faults does not degrade the results (due to the presence of
additional DFM faults to rank candidates) when the faults do not belong to the
DFM faultlist.
4. The SA only faultlist results in high average candidate ranks (B04, b07, B12,
B14, B15) for certain cases when the faults are injected from DFM faultlist
as shown in table 4.5. For example, if we look at B15, the average candidate
rank is 226.78. However, if we look at table A.15, we can see that the average
90 percentile rank is 2.48. Looking closely at the diagnosis results for the 120
cases, two of them report a candidate rank of 17423 and 5141 as shown below
which increases the average rank to 226.78.
RANK1 = 17423 RANK2 = 30233 RANK3 = 31114 BESTRANKCAND = 17423
RANK1 = 31897 RANK2 = 5141 RANK3 = 26785 BESTRANKCAND = 5141
5. The line ranks are always less than the candidate ranks as seen from table 4.4.
This is because of the fact that there could be different types of faults that can
potentially occur at the same line. For example, a line may have a simple SA1
fault, a transition SA1 fault or a bridging SA1 faults in the faultlist. Hence, the
line ranks give us an actual measure of the time taken by tester to physically
diagnose the root-cause of the defect.
6. Table 4.5 shows the accuracy values for all the experiments performed. Accuracy
provides us the percentage of tests that have the injected fault among the top
10 candidates. For most of the cases, the accuracy is a good representation of
the candidate ranks and is close to 100%. So, if the candidate ranks are smaller,
the accuracy is higher. However, sometimes we can see that even though the
candidate ranks decrease, the accuracy does not improve. For example, in B03,
while the dynamic selection improves the rank when faults are injected from
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the DFM faultlist from 1.84 to 1.70, the accuracy remains at 98.33%. This is
because even though the candidate rank decreased, it was always within the top
10 candidates hence the diagnosis was marked accurate in both cases.
7. When multiple faults are injected from the DFM faultlist, dynamic selection
results in even better candidate ranks than the SADFM target faultlist. This
means that for some cases, the SA faultlist performs better than the SADFM
faultlist, and the dynamic selection is able to take advantage of this to improve
the ranks even further. For example, in B03 the rank for SA faultlist is 6.01, for
SADFM faultlist is 1.84 and the dynamic selection improves this to 1.70. Let
us take a look at one of the 120 experiments for B03 in detail.
Line 93 transition slow-to-fall
Line 67 simple SA1
Line 128 transition slow-to-rise
For one of the 120 cases, when the injected multiple fault consists of the faults
shown above, the best rank shown by SADFM target faultlist is 4:
RANK1 = 48 RANK2 = 4 RANK3 = 47 BESTRANKCAND = 4
Whereas, the SA target faultlist gives us a better rank of 1:
RANK1 = 22 RANK2 = 1 RANK3 = 158 BESTRANKCAND = 1
This can be attributed to the fact that the injected multiple faults consists of
faults mask each others behavior and the diagnosis procedure selects another
fault that better matches this behavior to be at the top of the candidate list. As
shown below, the response of the injected multiple fault shown above matches
a stuck-at-1 fault at line 71 in the SADFM faultlist.
Line 71 SA1 : RANK=1 INT=26 MISPRED=5 NONPRED=3 VINT=28 VMISPRED=2
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Since our tool has a higher priority for vectorwise intersections and intersection
count, even though there are 5 mispredictions and 2 vectorwise mispredictions,
we rank this higher than other faults.
8. When faults are injected from ALL faultlist, dynamic selection is still better
than the DFM target faultlist for most of the cases and SA target faultlist per-
forms marginally better than SADFM faultlist for some cases. This is because
when the faults are injected from the ALL faultlist, there is a higher probability
of the injected faults being selected from the non-DFM faultlist. However, even
when the faults are not from the DFM faultlist, it is possible that another type
of fault may be present on the same line in the DFM faultlist and hence it may
result in accurate diagnosis. Hence, we do not see much difference between the
ranks in the two target faultlists.
9. Table 4.6 shows the different heuristics applied as a part of the dynamic selection
algorithm. The heuristics include selecting the target faultlist based on the top
1, top 10, top 0.1%, top 0.5%, top 1%, top 5%, and top 10% of all candidates.
These were selected to see the impact of the heuristic on the candidate ranks. As
shown in the table, taking a smaller percentage or number of ranks resulted in a
better candidate rank. This is because a smaller number of top most candidates
can provide a better representation of the actual type of fault. Hence, amongst
all the heuristics, choosing the topmost candidate performs best and it is a
really simple heuristic as well.
10. Table 4.7 provides a comparison of the time taken by the diagnosis procedure
between the SA and SADFM faultlists. As the size of the circuit (faultlist)
increases, the time taken by the diagnosis procedure increases proportionally.
However, since we’re interested in a comparison between SA and SADFM fault-
lists, we have scaled down the time taken for SA faultlist to be 1.0. T2 (column
3) shows that the SADFM faultlist on an average takes 2.05 times the time
taken by the SA faultlist. This can be again attributed to the fact that the
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time taken by our diagnosis procedure increases linearly with the size of target
faultlist. N2 (column 5) shows that on an average the SADFM faultlist is 2.28
times the size of the SA faultlist. If we compare T2 and N2, we can see that the
trends are similar in the sense that as the size of SADFM faultlist is doubled,
the time taken also gets doubled. Hence, the time taken for each benchmark is
directly proportional to the size of the respective faultlist.
Table 4.7.
Comparison of diagnosis time and number of faults for all benchmarks
Circuit
Time taken for diagnosis Number of faults
SA (T1) 1 SADFM (T2) SA (N1) 2 SADFM (N2)
b01 1.00 1.00 1.00 1.10
b02 1.00 2.00 1.00 2.38
b03 1.00 1.55 1.00 2.53
b04 1.00 2.47 1.00 2.25
b05 1.00 2.46 1.00 3.46
b06 1.00 2.17 1.00 2.37
b07 1.00 2.26 1.00 2.19
b08 1.00 2.94 1.00 2.51
b09 1.00 1.76 1.00 2.53
b10 1.00 1.93 1.00 2.51
b11 1.00 2.04 1.00 2.91
b12 1.00 2.42 1.00 2.29
b13 1.00 2.00 1.00 2.38
b14 1.00 2.63 1.00 2.13
b15 1.00 2.08 1.00 2.09
b20 1.00 1.53 1.00 1.59
b21 1.00 1.65 1.00 1.62
Average 1 2.05 1 2.28
1 The time taken by SA target faultlist is scaled to 1.0 for comparison.
2 The number of faults in the SA target faultlist is scaled to 1.0 for comparison.
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Fig. 4.1. ISCAS’89 Benchmark - S27. Courtesy of [28]
4.5 Defect diagnosis example - S27
Let us now demonstrate the diagnosis procedure on an ISCAS’89 benchmark S27
shown in figure 4.1 [28]. The first step is to create a faultlist for diagnosis based on the
DFM flow. Hence, we use the DFM faultlist to perform the fault simulations which
contains faults from all fault models explained before (simple stuck-at, transition,
bridging). This list is shown below.
DFM FAULTLIST
Line 2 transition slow-to-rise Line 9 simple SA1
Line 3 simple SA1 Line 9 transition slow-to-rise
Line 3 transition slow-to-fall Line 9 transition slow-to-fall
Line 6 simple SA1 Line 10 transition slow-to-fall
Line 6 transition slow-to-fall Line 14 transition slow-to-fall
Line 8 bridging SA0 dominated by line 2 Line 15 transition slow-to-rise
Line 8 bridging SA1 dominated by line 2 Line 21 simple SA0
Suppose the faulty chip has multiple faults (a cluster [28] of faults) consisting of
3 faults simultaneously as shown below.
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Line 8 bridging SA1 dominated by line 2
Line 21 transition slow-to-fall
Line 9 transition slow-to-fall
Table 4.8 provides the observed response due to this injected multiple fault based
on the test vectors as well as the fault free responses of the circuit. Now, given the
observed fault signature, we need to perform diagnosis to locate the defect. Hence,
based on our faultlist, we perform diagnosis and the corresponding ranks and Poirot-
metric values are shown in table 4.9.
Table 4.8.
Test vectors and responses for S27
Test Vector Fault Free Response Observed Fault signature 1
1st frame Initial state 2nd frame 1st frame 2nd frame Next state 1st frame 2nd frame Next state
0000 011 1101 0 1 101 0 0 011
0100 110 0111 1 1 000 1 1 000
0111 001 1010 1 1 100 1 1 100
1001 010 0100 0 0 011 0 0 010
1001 010 1101 0 1 101 0 0 010
0100 110 0000 1 1 001 1 1 001
0111 001 1001 1 0 010 1 0 010
1010 000 0100 1 1 001 1 1 000
1 The observed fault response is for the injected multiple fault
Table 4.9 shows us that the top candidate (Rank = 1) for the given response can
be either a transition SA0 at line 2 or a transition SA1 at line 9, which is actually
one of the fault that we injected. Hence, the diagnosis is correct and accurate.
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Table 4.9.
Poirot-metric values for an example injected multiple fault in S27
Fault Rank INT 1 MISPRED 2 NONPRED 3 VINT 4 VMISPRED 5
Line 2 transition slow-to-rise 1 6 0 3 7 0
Line 9 transition slow-to-fall 1 6 0 3 7 0
Line 10 transition slow-to-fall 2 3 0 6 6 0
Line 15 transition slow-to-rise 2 3 0 6 6 0
Line 8 bridging SA1 dominated by line 2 3 6 0 3 5 0
Line 3 transition slow-to-fall 4 1 0 8 5 0
Line 3 simple SA1 5 3 2 6 5 1
Line 9 simple SA1 6 9 6 0 5 2
Line 8 bridging SA0 dominated by line 2 7 0 2 9 3 1
Line 9 transition slow-to-rise 8 0 4 9 3 1
Line 21 simple SA0 9 0 8 9 3 1
Line 14 transition slow-to-fall 10 3 4 6 3 2
Line 6 transition slow-to-fall 11 0 4 9 2 2
Line 6 simple SA1 12 0 6 9 2 2
1 Intersection count, 2 Misprediction Count, 3 Non-prediction Count
4 Vectorwise Intersection count, 5 Vectorwise Misprediction Count
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5. SUMMARY
With advancements in technology nodes, there has been an increasing trend in yield
degradation due to systematic defects. Hence, they need to be diagnosed and pre-
vented in order to detect issues with fabrication process. DFM guidelines have previ-
ously been used to achieve high product yields by preventing systematic defects but
with shrinking feature sizes and limited resources, it is becoming increasingly difficult
to enforce these guidelines.
In this thesis, we performed defect diagnosis under the DFM framework. Hence,
we use the DFM framework to model faults and then perform systematic defect
diagnosis on it. This methodology is independent of whether DFM guidelines have
been enforced on the layout prior to testing or not, and hence can be integrated with
most design flows. Our fault model includes stuck-at, open and bridging faults and
two-pattern tests were used to improve the diagnostic resolution of the test. A simple
diagnosis procedure based on Poirot was implemented to perform defect diagnosis
using the faultlists generated. This procedure demonstrates a high diagnosis accuracy
and the injected fault ranks consistently among the top 5 candidates irrespective of
the size of the faultlist. A metric called Rankline that ranks the fault candidates based
on the number of different lines traversed was also used to rank candidates. This is
especially important our case since multiple DFM guidelines could result on different
types of fault on the same line. It was seen that the line-ranks were significantly
less than the cand-ranks. Hence, the number of physical lines to be examined by the
tester were reduced.
We performed experiments using different combinations of target faultlists (SA
or SADFM) and the injection faultlists (DFM or ALL) and measured the ranks and
accuracy of diagnosis. It was evident that the SADFM target faultlist performs better
than the SA faultlist when faults were injected from the DFM faultlist. However, when
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faults were injected from the ALL faultlist, the SA and SADFM faultlists perform
at par with each other. This is because there is a higher probability of selecting the
injected faults from the SA faults (most of which correspond to random defects) and
these may not be present in the DFM faultlist. So, the SA only faultlist performs
better since it has lesser number of fault candidates than the SADFM faultlist.
A dynamic switching heuristic was also implemented that could switch between
the SA and SADFM target faultlists based on the top ranking candidates. This helps
to further improve the ranks and accuracy of diagnosis by switching to the faultlist
that performs better for a particular case. All these results demonstrate that the
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A. DETAILED EXPERIMENTAL RESULTS
Table A.1.
Fault Diagnosis Results for B01
(a) Multiple Faults injected from DFM Faultlist
Target Fault list
Accuracy(%) Ranks (Average) 90 %ile Ranks (Average)







SA Only 67.50% 90.00% 5.80 7.09 5.16 1.98 3.13 1.98
SA + DFM 67.50% 98.33% 2.07 2.62 2.07 1.57 2.07 1.57
DYN Top 1 (35a) 76.67% 95.00% 3.49 4.53 3.17 1.39 2.26 1.39
DYN Top 5% (27a) 75.00% 95.83% 3.38 4.39 3.05 1.36 2.20 1.36
(b) Multiple Faults injected from ALL Faultlist
Target Fault list
Accuracy(%) Ranks (Average) 90 %ile Ranks (Average)
Top 1 Top 10 Rankcand Rankactual Rankline Rankcand Rankactual Rankline
SA Only 41.67% 96.67% 3.00 4.25 2.98 2.17 3.23 2.16
SA + DFM 40.00% 97.50% 2.88 4.33 2.88 2.22 3.31 2.22
DYN Top 1 (103a) 40.83% 96.67% 3.03 4.29 3.02 2.21 3.28 2.20
DYN Top 5% (96a) 40.83% 96.67% 3.05 4.30 3.03 2.22 3.28 2.21
1 Cand-Rank; 2 Actual-Rank; 3 Line-Rank
a Number of times changed from SADFM to SA faultlist dynamically (max = 120)
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Table A.2.
Fault Diagnosis Results for B02
(a) Multiple Faults injected from DFM Faultlist
Target Fault list
Accuracy(%) Ranks (Average) 90 %ile Ranks (Average)
Top 1 Top 10 Rankcand Rankactual Rankline Rankcand Rankactual Rankline
SA Only 50.83% 93.33% 3.53 4.57 3.44 2.21 3.11 2.21
SA + DFM 50.00% 95.00% 3.23 4.92 2.60 2.39 3.92 2.07
DYN Top 1 (24a) 60.00% 95.83% 3.06 4.72 2.54 2.18 3.75 1.92
DYN Top 5% (1a) 50.00% 95.00% 3.27 4.99 2.64 2.43 3.99 2.11
(b) Multiple Faults injected from ALL Faultlist
Target Fault list
Accuracy(%) Ranks (Average) 90 %ile Ranks (Average)
Top 1 Top 10 Rankcand Rankactual Rankline Rankcand Rankactual Rankline
SA Only 38.33% 96.67% 2.99 4.19 2.98 2.33 3.56 2.33
SA + DFM 33.33% 90.00% 4.55 6.43 3.38 3.36 5.26 2.78
DYN Top 1 (33a) 35.83% 92.50% 4.18 5.88 3.28 3.05 4.73 2.68
DYN Top 5% (3a) 32.50% 90.00% 4.58 6.39 3.42 3.39 5.21 2.82
Table A.3.
Fault Diagnosis Results for B03
(a) Multiple Faults injected from DFM Faultlist
Target Fault list
Accuracy(%) Ranks (Average) 90 %ile Ranks (Average)
Top 1 Top 10 Rankcand Rankactual Rankline Rankcand Rankactual Rankline
SA Only 74.17% 97.50% 6.01 7.22 4.83 1.33 2.48 1.33
SA + DFM 70.83% 98.33% 1.84 3.73 1.54 1.37 3.01 1.30
DYN Top 1 (15a) 78.33% 98.33% 1.70 3.58 1.40 1.21 2.84 1.17
DYN Top 5% (0a) 70.83% 98.33% 1.84 3.73 1.54 1.37 3.01 1.30
(b) Multiple Faults injected from ALL Faultlist
Target Fault list
Accuracy(%) Ranks (Average) 90 %ile Ranks (Average)
Top 1 Top 10 Rankcand Rankactual Rankline Rankcand Rankactual Rankline
SA Only 55.00% 100.00% 1.93 3.00 1.93 1.61 2.69 1.61
SA + DFM 51.67% 100.00% 2.57 4.40 2.23 2.07 3.91 1.88
DYN Top 1 (41a) 50.83% 100.00% 2.35 4.08 2.11 1.92 3.56 1.79
DYN Top 5% (0a) 51.67% 100.00% 2.57 4.40 2.23 2.07 3.91 1.88
a Number of times changed from SADFM to SA faultlist dynamically (max = 120)
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Table A.4.
Fault Diagnosis Results for B04
(a) Multiple Faults injected from DFM Faultlist
Target Fault list
Accuracy(%) Ranks (Average) 90 %ile Ranks (Average)
Top 1 Top 10 Rankcand Rankactual Rankline Rankcand Rankactual Rankline
SA Only 68.33% 95.00% 28.01 31.07 19.32 1.64 3.29 1.64
SA + DFM 46.67% 94.17% 2.97 4.94 2.61 2.00 3.72 1.84
DYN Top 1 (91a) 68.33% 95.83% 12.27 14.62 8.84 1.58 3.34 1.51
DYN Top 5% (120a) 68.33% 95.00% 28.01 31.07 19.32 1.64 3.29 1.64
(b) Multiple Faults injected from ALL Faultlist
Target Fault list
Accuracy(%) Ranks (Average) 90 %ile Ranks (Average)
Top 1 Top 10 Rankcand Rankactual Rankline Rankcand Rankactual Rankline
SA Only 41.67% 97.50% 2.74 4.05 2.74 2.07 3.15 2.07
SA + DFM 40.00% 93.33% 3.45 5.67 3.00 2.53 4.62 2.28
DYN Top 1 (71a) 42.50% 95.00% 3.03 4.41 2.85 2.20 3.39 2.14
DYN Top 5% (6a) 40.83% 97.50% 2.74 4.05 2.74 2.07 3.15 2.07
Table A.5.
Fault Diagnosis Results for B05
(a) Multiple Faults injected from DFM Faultlist
Target Fault list
Accuracy(%) Ranks (Average) 90 %ile Ranks (Average)
Top 1 Top 10 Rankcand Rankactual Rankline Rankcand Rankactual Rankline
SA Only 64.17% 98.33% 6.17 6.94 5.41 1.33 2.06 1.33
SA + DFM 57.50% 100.00% 1.74 2.43 1.67 1.48 2.11 1.45
DYN Top 1 (27a) 69.17% 100.00% 1.50 2.39 1.45 1.28 2.10 1.26
DYN Top 5% (0a) 57.50% 100.00% 1.74 2.43 1.67 1.48 2.11 1.45
(b) Multiple Faults injected from ALL Faultlist
Target Fault list
Accuracy(%) Ranks (Average) 90 %ile Ranks (Average)
Top 1 Top 10 Rankcand Rankactual Rankline Rankcand Rankactual Rankline
SA Only 56.67% 100.00% 1.76 2.61 1.76 1.48 2.28 1.48
SA + DFM 60.83% 100.00% 1.70 2.89 1.68 1.44 2.49 1.43
DYN Top 1 (73a) 51.67% 100.00% 1.88 2.78 1.85 1.59 2.41 1.58
DYN Top 5% (0a) 60.83% 100.00% 1.70 2.89 1.68 1.44 2.49 1.43
a Number of times changed from SADFM to SA faultlist dynamically (max = 120)
48
Table A.6.
Fault Diagnosis Results for B06
(a) Multiple Faults injected from DFM Faultlist
Target Fault list
Accuracy(%) Ranks (Average) 90 %ile Ranks (Average)
Top 1 Top 10 Rankcand Rankactual Rankline Rankcand Rankactual Rankline
SA Only 79.17% 99.17% 1.84 2.84 1.82 1.17 1.99 1.17
SA + DFM 65.00% 96.67% 2.69 3.73 2.15 1.70 2.72 1.51
DYN Top 1 (21a) 75.83% 97.50% 2.35 3.57 1.88 1.40 2.62 1.28
DYN Top 5% (0a) 65.00% 96.67% 2.69 3.73 2.15 1.70 2.72 1.51
(b) Multiple Faults injected from ALL Faultlist
Target Fault list
Accuracy(%) Ranks (Average) 90 %ile Ranks (Average)
Top 1 Top 10 Rankcand Rankactual Rankline Rankcand Rankactual Rankline
SA Only 45.00% 98.33% 2.49 3.58 2.49 1.96 3.07 1.96
SA + DFM 40.00% 96.67% 3.28 4.96 2.68 2.54 4.17 2.17
DYN Top 1 (44a) 41.67% 96.67% 3.05 4.64 2.55 2.35 3.85 2.08
DYN Top 5% (1a) 40.00% 96.67% 3.27 4.95 2.67 2.53 4.16 2.17
Table A.7.
Fault Diagnosis Results for B07
(a) Multiple Faults injected from DFM Faultlist
Target Fault list
Accuracy(%) Ranks (Average) 90 %ile Ranks (Average)
Top 1 Top 10 Rankcand Rankactual Rankline Rankcand Rankactual Rankline
SA Only 55.00% 95.83% 18.29 19.73 14.04 1.99 3.41 1.99
SA + DFM 53.33% 98.33% 2.38 4.41 2.27 1.85 3.66 1.82
DYN Top 1 (32a) 63.33% 98.33% 2.23 4.37 2.14 1.62 3.55 1.59
DYN Top 5% (12a) 55.00% 98.33% 2.38 4.33 2.27 1.84 3.58 1.82
(b) Multiple Faults injected from ALL Faultlist
Target Fault list
Accuracy(%) Ranks (Average) 90 %ile Ranks (Average)
Top 1 Top 10 Rankcand Rankactual Rankline Rankcand Rankactual Rankline
SA Only 48.33% 100.00% 2.12 3.37 2.12 1.76 2.81 1.76
SA + DFM 45.83% 100.00% 2.19 3.77 2.15 1.84 3.06 1.83
DYN Top 1 (80a) 45.00% 100.00% 2.27 3.61 2.25 1.84 2.94 1.84
DYN Top 5% (26a) 45.00% 100.00% 2.18 3.69 2.16 1.83 3.00 1.83
a Number of times changed from SADFM to SA faultlist dynamically (max = 120)
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Table A.8.
Fault Diagnosis Results for B08
(a) Multiple Faults injected from DFM Faultlist
Target Fault list
Accuracy(%) Ranks (Average) 90 %ile Ranks (Average)
Top 1 Top 10 Rankcand Rankactual Rankline Rankcand Rankactual Rankline
SA Only 75.83% 99.17% 4.78 5.66 3.59 1.27 2.13 1.27
SA + DFM 67.50% 99.17% 1.78 3.29 1.65 1.39 2.49 1.37
DYN Top 1 (33a) 85.00% 99.17% 1.48 2.73 1.41 1.06 2.17 1.06
DYN Top 5% (0a) 67.50% 99.17% 1.78 3.29 1.65 1.39 2.49 1.37
(b) Multiple Faults injected from ALL Faultlist
Target Fault list
Accuracy(%) Ranks (Average) 90 %ile Ranks (Average)
Top 1 Top 10 Rankcand Rankactual Rankline Rankcand Rankactual Rankline
SA Only 45.83% 100.00% 2.17 4.40 2.16 1.90 2.85 1.90
SA + DFM 43.33% 98.33% 2.69 8.45 2.36 2.12 4.11 1.96
DYN Top 1 (50a) 41.67% 99.17% 2.52 5.31 2.25 2.05 3.56 1.93
DYN Top 5% (0a) 43.33% 98.33% 2.69 8.45 2.36 2.12 4.11 1.96
Table A.9.
Fault Diagnosis Results for B09
(a) Multiple Faults injected from DFM Faultlist
Target Fault list
Accuracy(%) Ranks (Average) 90 %ile Ranks (Average)
Top 1 Top 10 Rankcand Rankactual Rankline Rankcand Rankactual Rankline
SA Only 60.83% 95.83% 2.91 4.92 2.85 1.47 2.47 1.47
SA + DFM 65.00% 99.17% 1.73 4.28 1.66 1.34 2.60 1.34
DYN Top 1 (24a) 80.00% 97.50% 1.66 3.58 1.59 1.12 2.48 1.12
DYN Top 5% (0a) 65.00% 99.17% 1.73 4.28 1.66 1.34 2.60 1.34
(b) Multiple Faults injected from ALL Faultlist
Target Fault list
Accuracy(%) Ranks (Average) 90 %ile Ranks (Average)
Top 1 Top 10 Rankcand Rankactual Rankline Rankcand Rankactual Rankline
SA Only 47.50% 99.17% 2.27 3.38 2.27 1.84 2.86 1.84
SA + DFM 43.33% 98.33% 2.85 4.92 2.48 2.08 4.14 1.92
DYN Top 1 (51a) 41.67% 98.33% 2.63 4.20 2.41 2.07 3.66 1.96
DYN Top 5% (0a) 43.33% 98.33% 2.85 4.92 2.48 2.08 4.14 1.92
a Number of times changed from SADFM to SA faultlist dynamically (max = 120)
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Table A.10.
Fault Diagnosis Results for B10
(a) Multiple Faults injected from DFM Faultlist
Target Fault list
Accuracy(%) Ranks (Average) 90 %ile Ranks (Average)
Top 1 Top 10 Rankcand Rankactual Rankline Rankcand Rankactual Rankline
SA Only 82.50% 96.67% 4.19 6.01 3.77 1.13 2.35 1.13
SA + DFM 58.33% 98.33% 2.04 4.12 1.90 1.47 2.95 1.44
DYN Top 1 (30a) 79.17% 98.33% 1.76 3.92 1.62 1.18 2.75 1.17
DYN Top 5% (0a) 58.33% 98.33% 2.04 4.12 1.90 1.47 2.95 1.44
(b) Multiple Faults injected from ALL Faultlist
Target Fault list
Accuracy(%) Ranks (Average) 90 %ile Ranks (Average)
Top 1 Top 10 Rankcand Rankactual Rankline Rankcand Rankactual Rankline
SA Only 37.50% 96.67% 2.68 4.10 2.68 2.12 3.17 2.12
SA + DFM 40.00% 97.50% 3.03 6.08 2.64 2.22 4.73 2.04
DYN Top 1 (49a) 39.17% 97.50% 2.94 5.40 2.64 2.17 4.02 2.05
DYN Top 5% (0a) 40.00% 97.50% 3.03 6.08 2.64 2.22 4.73 2.04
Table A.11.
Fault Diagnosis Results for B11
(a) Multiple Faults injected from DFM Faultlist
Target Fault list
Accuracy(%) Ranks (Average) 90 %ile Ranks (Average)
Top 1 Top 10 Rankcand Rankactual Rankline Rankcand Rankactual Rankline
SA Only 55.83% 99.17% 2.58 3.66 2.50 1.58 2.50 1.58
SA + DFM 50.00% 99.17% 2.19 3.42 2.10 1.74 2.72 1.72
DYN Top 1 (36a) 60.83% 99.17% 1.93 3.34 1.85 1.52 2.68 1.50
DYN Top 5% (0a) 50.00% 99.17% 2.19 3.42 2.10 1.74 2.72 1.72
(b) Multiple Faults injected from ALL Faultlist
Target Fault list
Accuracy(%) Ranks (Average) 90 %ile Ranks (Average)
Top 1 Top 10 Rankcand Rankactual Rankline Rankcand Rankactual Rankline
SA Only 53.33% 100.00% 1.92 3.03 1.92 1.57 2.47 1.57
SA + DFM 46.67% 99.17% 2.18 3.39 2.10 1.76 2.72 1.72
DYN Top 1 (85a) 50.83% 99.17% 1.98 3.25 1.90 1.61 2.61 1.57
DYN Top 5% (0a) 46.67% 99.17% 2.18 3.39 2.10 1.76 2.72 1.72
a Number of times changed from SADFM to SA faultlist dynamically (max = 120)
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Table A.12.
Fault Diagnosis Results for B12
(a) Multiple Faults injected from DFM Faultlist
Target Fault list
Accuracy(%) Ranks (Average) 90 %ile Ranks (Average)
Top 1 Top 10 Rankcand Rankactual Rankline Rankcand Rankactual Rankline
SA Only 65.00% 94.17% 47.55 49.08 37.18 1.57 2.73 1.57
SA + DFM 55.83% 95.00% 3.02 5.24 2.61 1.65 3.22 1.61
DYN Top 1 (32a) 68.33% 97.50% 2.28 4.31 2.20 1.43 2.85 1.41
DYN Top 5% (0a) 55.83% 95.00% 3.02 5.24 2.61 1.65 3.22 1.61
(b) Multiple Faults injected from ALL Faultlist
Target Fault list
Accuracy(%) Ranks (Average) 90 %ile Ranks (Average)
Top 1 Top 10 Rankcand Rankactual Rankline Rankcand Rankactual Rankline
SA Only 44.17% 97.50% 2.48 3.78 2.48 1.89 2.79 1.89
SA + DFM 43.33% 97.50% 2.88 5.53 2.61 2.19 3.97 2.04
DYN Top 1 (65a) 41.67% 97.50% 2.70 4.73 2.55 2.06 3.39 1.96
DYN Top 5% (0a) 43.33% 97.50% 2.88 5.53 2.61 2.19 3.97 2.04
Table A.13.
Fault Diagnosis Results for B13
(a) Multiple Faults injected from DFM Faultlist
Target Fault list
Accuracy(%) Ranks (Average) 90 %ile Ranks (Average)
Top 1 Top 10 Rankcand Rankactual Rankline Rankcand Rankactual Rankline
SA Only 69.17% 97.50% 8.50 9.36 6.92 1.40 2.24 1.40
SA + DFM 70.00% 99.17% 1.61 3.05 1.52 1.28 2.51 1.27
DYN Top 1 (27a) 80.00% 99.17% 1.43 2.88 1.37 1.12 2.39 1.12
DYN Top 5% (0a) 70.00% 99.17% 1.61 3.05 1.52 1.28 2.51 1.27
(b) Multiple Faults injected from ALL Faultlist
Target Fault list
Accuracy(%) Ranks (Average) 90 %ile Ranks (Average)
Top 1 Top 10 Rankcand Rankactual Rankline Rankcand Rankactual Rankline
SA Only 49.17% 100.00% 1.94 2.95 1.94 1.70 2.65 1.70
SA + DFM 49.17% 99.17% 2.25 3.98 2.08 1.78 3.48 1.74
DYN Top 1 (54a) 49.17% 100.00% 2.08 3.53 1.98 1.72 3.13 1.70
DYN Top 5% (0a) 49.17% 99.17% 2.25 3.98 2.08 1.78 3.48 1.74
a Number of times changed from SADFM to SA faultlist dynamically (max = 120)
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Table A.14.
Fault Diagnosis Results for B14
(a) Multiple Faults injected from DFM Faultlist
Target Fault list
Accuracy(%) Ranks (Average) 90 %ile Ranks (Average)
Top 1 Top 10 Rankcand Rankactual Rankline Rankcand Rankactual Rankline
SA Only 61.67% 89.17% 24.23 26.65 22.03 1.95 3.50 1.95
SA + DFM 59.17% 95.00% 3.02 7.76 2.73 1.80 4.06 1.75
DYN Top 1 (27a) 70.00% 93.33% 3.13 7.12 2.89 1.67 3.83 1.61
DYN Top 5% (6a) 59.17% 95.00% 3.03 7.67 2.74 1.81 3.96 1.76
(b) Multiple Faults injected from ALL Faultlist
Target Fault list
Accuracy(%) Ranks (Average) 90 %ile Ranks (Average)
Top 1 Top 10 Rankcand Rankactual Rankline Rankcand Rankactual Rankline
SA Only 42.50% 93.33% 3.34 6.33 3.34 2.19 3.89 2.19
SA + DFM 42.50% 90.00% 4.71 8.67 4.07 2.70 5.26 2.50
DYN Top 1 (80a) 37.50% 90.83% 4.36 7.83 3.93 2.56 4.40 2.43
DYN Top 5% (6a) 42.50% 90.00% 4.51 8.50 3.98 2.67 5.18 2.48
Table A.15.
Fault Diagnosis Results for B15
(a) Multiple Faults injected from DFM Faultlist
Target Fault list
Accuracy(%) Ranks (Average) 90 %ile Ranks (Average)
Top 1 Top 10 Rankcand Rankactual Rankline Rankcand Rankactual Rankline
SA Only 43.33% 90.83% 226.78 229.74 175.33 2.48 5.20 2.48
SA + DFM 48.33% 93.33% 3.42 5.86 3.19 2.08 3.71 2.08
DYN Top 1 (39a) 53.33% 95.00% 3.23 5.78 2.99 1.96 3.65 1.96
DYN Top 5% (9a) 49.17% 94.17% 3.34 5.86 3.11 2.05 3.71 2.05
(b) Multiple Faults injected from ALL Faultlist
Target Fault list
Accuracy(%) Ranks (Average) 90 %ile Ranks (Average)
Top 1 Top 10 Rankcand Rankactual Rankline Rankcand Rankactual Rankline
SA Only 49.17% 98.33% 2.43 3.65 2.43 1.80 2.76 1.80
SA + DFM 49.17% 97.50% 2.54 3.82 2.50 1.89 2.90 1.87
DYN Top 1 (75a) 48.33% 97.50% 2.61 3.82 2.58 1.93 2.91 1.91
DYN Top 5% (8a) 48.33% 97.50% 2.58 3.85 2.53 1.94 2.94 1.92
a Number of times changed from SADFM to SA faultlist dynamically (max = 120)
53
Table A.16.
Fault Diagnosis Results for B20
(a) Multiple Faults injected from DFM Faultlist
Target Fault list
Accuracy(%) Ranks (Average) 90 %ile Ranks (Average)
Top 1 Top 10 Rankcand Rankactual Rankline Rankcand Rankactual Rankline
SA Only 48.33% 97.50% 2.97 3.98 2.97 1.81 2.78 1.81
SA + DFM 40.83% 97.50% 2.93 4.08 2.91 1.84 2.84 1.83
DYN Top 1 (61a) 53.33% 97.50% 2.76 3.92 2.75 1.64 2.73 1.63
DYN Top 5% (34a) 46.67% 97.50% 2.79 3.94 2.78 1.72 2.74 1.71
(b) Multiple Faults injected from ALL Faultlist
Target Fault list
Accuracy(%) Ranks (Average) 90 %ile Ranks (Average)
Top 1 Top 10 Rankcand Rankactual Rankline Rankcand Rankactual Rankline
SA Only 43.33% 99.17% 2.12 3.22 2.12 1.73 2.68 1.73
SA + DFM 50.83% 100.00% 1.93 3.27 1.93 1.58 2.73 1.58
DYN Top 1 (104a) 43.33% 98.33% 2.15 3.23 2.15 1.76 2.72 1.76
DYN Top 5% (20a) 50.00% 99.17% 1.98 3.24 1.98 1.61 2.72 1.61
Table A.17.
Fault Diagnosis Results for B21
(a) Multiple Faults injected from DFM Faultlist
Target Fault list
Accuracy(%) Ranks (Average) 90 %ile Ranks (Average)
Top 1 Top 10 Rankcand Rankactual Rankline Rankcand Rankactual Rankline
SA Only 50.00% 96.67% 3.26 4.35 3.26 1.83 2.88 1.83
SA + DFM 51.67% 98.33% 2.66 4.01 2.65 1.73 2.95 1.72
DYN Top 1 (45a) 61.67% 97.50% 2.56 3.98 2.55 1.58 2.92 1.57
DYN Top 5% (31a) 54.17% 97.50% 3.08 4.47 3.08 1.68 2.94 1.68
(b) Multiple Faults injected from ALL Faultlist
Target Fault list
Accuracy(%) Ranks (Average) 90 %ile Ranks (Average)
Top 1 Top 10 Rankcand Rankactual Rankline Rankcand Rankactual Rankline
SA Only 50.00% 100.00% 2.11 2.92 2.11 1.75 2.49 1.75
SA + DFM 55.83% 100.00% 1.88 2.98 1.88 1.57 2.53 1.57
DYN Top 1 (102a) 55.00% 100.00% 2.06 2.97 2.05 1.67 2.52 1.67
DYN Top 5% (17a) 52.50% 100.00% 1.98 2.97 1.97 1.64 2.52 1.64
a Number of times changed from SADFM to SA faultlist dynamically (max = 120)
